| Notice of References Cited | Application/Control No. 09/879,197 | Applicant(s)/Patent Under Reexamination KOMODA ET AL. | |
|---|---|---|---|
| | Examiner Fred Ferris | Art Unit 2128 | Page 1 of 1 |

**U.S. PATENT DOCUMENTS**

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Name | Classification |
|---|---|---|---|---|---|
| | A | US-6,557,150 B1 | 04-2003 | Honmura et al. | 716/6 |
| | B | US-6,473,725 B1 | 10-2002 | Schoellkopf et al. | 703/15 |
| | C | US-6,028,995 A | 02-2000 | Jetton et al. | 703/19 |
| | D | US-5,838,947 A | 11-1998 | Sarin, Harish K. | 703/14 |
| | E | US-5,274,568 A | 12-1993 | Blinne et al. | 716/6 |
| | F | US- | | | |
| | G | US- | | | |
| | H | US- | | | |
| | I | US- | | | |
| | J | US- | | | |
| | K | US- | | | |
| | L | US- | | | |
| | M | US- | | | |

**FOREIGN PATENT DOCUMENTS**

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Country | Name | Classification |
|---|---|---|---|---|---|---|
| | N | | | | | |
| | O | | | | | |
| | P | | | | | |
| | Q | | | | | |
| | R | | | | | |
| | S | | | | | |
| | T | | | | | |

**NON-PATENT DOCUMENTS**

| * | | Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages) |
|---|---|---|
| | U | |
| | V | " |
| | W | "Efficent Gate Delay Modeling for Large Interconnect Loads", A.B. Kahng et al, IEEE 0-8186-7286-2/96, IEEE 1996 |
| | X | "Transistor-Level Estimation of worst-Case Delay in MOS VLSI Circuits", M.R. Dagenais, IEEE Transactions on Computer Aided Design, Vol. II, No. 3, March 1992 |

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.